



WINTER – 19 EXAMINATIONS

Subject Name: Digital Techniques

Model Answer

Subject Code: 22320

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answer	Marking Scheme									
Q.1		Attempt any FIVE of the following:	10-Total Marks									
	a)	Convert $(D8F)_{16}$ into binary and octal.	2M									
	Ans:		<p>1M</p> <p>1M</p>									
	b)	Draw symbol, Truth table and logic equation of Ex-OR gate.	2M									
	Ans:	<p>Logic Equation = $A\bar{B} + \bar{A}B$ OR $A \oplus B$</p> <p>Truth Table:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">Inputs</th> <th>Output</th> </tr> <tr> <th>A</th> <th>B</th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	Inputs		Output	A	B	Y	0	0	0	<p>½ M</p> <p>½ M</p> <p>1M</p>
Inputs		Output										
A	B	Y										
0	0	0										



		<table border="1"> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </table>	0	1	1	1	0	1	1	1	0				
0	1	1													
1	0	1													
1	1	0													
c)	State the DeMorgan's Theorems.		2M												
Ans:	De Morgan's 1 st Theorem complement of sum is equal to product of their individual complements. OR $\overline{A + B} = \overline{A} \bullet \overline{B}$ De Morgan's 2 nd theorem Complement of product is equal to sum of their individual complements. OR $\overline{A \bullet B} = \overline{A} + \overline{B}$		1st -1M 2nd -1M												
d)	Convert the following expression into standard SOP form. Y = AB + A\overline{C} + BC		2M												
Ans:	Y = AB + A \overline{C} + BC Total variable ABC 1 st Product term = AB (C is missing) 2 nd Product term = A \overline{C} (B is missing) 3 rd Product term = BC (A is missing) Y = AB • 1 + A \overline{C} • 1 + BC • 1 Y = AB(C + \overline{C}) + A \overline{C} (B + \overline{B}) + BC(A + \overline{A}) Y = <u>ABC</u> + <u>AB\overline{C}</u> + <u>ABC\overline{B}</u> + <u>A\overline{C}BC</u> + <u>A$\overline{C}$$\overline{B}$C</u> + <u>A$\overline{C}$$\overline{B}$$\overline{C}$</u> + <u>ABC$\overline{A}$</u> + <u>A$\overline{C}$$\overline{B}$$\overline{C}$</u> Y = ABC + AB \overline{C} + A \overline{C} B + A \overline{C} \overline{B} Standard SOP Form ∵ A + \overline{A} = 1		2M												
e)	Draw symbol and write truth table of D and T Flip Flop.		2M												
Ans:	(Note: Symbol with other triggering method also can be consider) <div style="display: flex; justify-content: space-around; align-items: flex-start; margin-top: 10px;"> <div style="text-align: center;"> <p>e) D Flip Flop</p> <p>Symbol (1/2 M)</p> <p>Truth table (1/2 M)</p> <table border="1"> <thead> <tr> <th>Input D</th> <th>Output Q_{n+1}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table> </div> <div style="text-align: center;"> <p>T FF</p> <p>Symbol (1/2 M)</p> <p>Truth table (1/2 M)</p> <table border="1"> <thead> <tr> <th>Input T</th> <th>Output Q_{n+1}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Q_n</td> </tr> <tr> <td>1</td> <td>$\overline{Q_n}$</td> </tr> </tbody> </table> </div> </div>		Input D	Output Q _{n+1}	0	0	1	1	Input T	Output Q _{n+1}	0	Q _n	1	$\overline{Q_n}$	1M Symbol 1M Truth table
Input D	Output Q _{n+1}														
0	0														
1	1														
Input T	Output Q _{n+1}														
0	Q _n														
1	$\overline{Q_n}$														
f)	Write down number of flip flops are required to count 16 clock pulses.		2M												
Ans:	No of states = no. of clock pulses = 16		2M												



<p>Ans:</p>		<p>2M</p> <p>2M</p>
<p>c)</p>	<p>Minimize the four variable logic function using K map. $F(A,B,C,D) = \sum m(0,1,2,3,5,7,8,9,11,14)$</p>	<p>4M</p>
<p>Ans:</p>		<p>Kmap with place value-1M</p> <p>Pair-1M</p> <p>Answer-2M</p>
<p>d)</p>	<p>Implement the following function using demultiplexer. $f_1 = \sum m(0,2,4,6)$ $f_2 = \sum m(1,3,5)$</p>	<p>4M</p>



<p>Ans:</p>	<p> $F_1 = \sum m (0, 2, 4, 6)$ $f_2 = \sum m (1, 3, 5)$ </p> <p>(4 marks)</p>	<p>4M</p>
--------------------	---	------------------

<p>Q.3</p>	<p>Attempt any THREE of the following:</p>	<p>12-Total Marks</p>
-------------------	---	------------------------------

<p>a)</p>	<p>Realize the following logic expression using only NAND gates.</p> <p>(i) OR (ii) AND (iii) NOT</p>	<p>4M</p>
------------------	---	------------------

<p>Ans:</p>	<p>(i) OR</p> <p>OR gate from NAND gates</p> <p>(ii) AND</p> <p>AND gate</p> <p>(ii) NOT</p> <p>(out put A bar)</p>	<p>1½ M</p> <p>1½ M</p> <p>1M</p>
--------------------	---	--



b) Draw binary to gray converter and write its truth table.

4M

Ans: Truth Table for 4 bit Binary to Gray code converter

2M Truth table

Binary Input				Gray Output			
B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

Note:
Kmap is optional

K-MAP FOR G3:

		B1B0			
		00	01	11	10
B3B2	00	0	0	0	0
	01	0	0	0	0
	11	1	1	1	1
	10	1	1	1	1

$G3=B3$

K-MAP FOR G2

		B1B0			
		00	01	11	10
B3B2	00	0	0	0	0
	01	1	1	1	1
	11	0	0	0	0
	10	1	1	1	1

$$G2 = \overline{B3}B2 + \overline{B2}B3$$

$$= B3 \text{ XOR } B2$$

K-MAP FOR G1:

2M
Logical diagram




	B1B0	00	01	11	10
B3B2	00	0	0	1	1
	01	1	1	0	0
	11	1	1	0	0
	10	0	0	1	1

$G1 = \overline{B2} B1 + B2 \overline{B1}$
 $= B1 \text{ XOR } B2$
 K-MAP FOR G0:

	B1B0	00	01	11	10
B3B2	00	0	1	0	1
	01	0	1	0	1
	11	0	1	0	1
	10	0	1	0	1

$G0 = \overline{B1} B0 + B1 \overline{B0}$
 $= B1 \text{ XOR } B0$

Diagram for 4 bit Binary to Gray code converter:




(Note: Realization of output equation can be done Basic or Universal)

c) Describe the working of JK flip flop with truth table and logic Diagram.

4M


Ans: logic Diagram:

1M



	<p style="text-align: center;">Truth Table</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>J</th> <th>K</th> <th>CLK</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>↑</td> <td>Q₀ (no change)</td> </tr> <tr> <td>1</td> <td>0</td> <td>↑</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>↑</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>↑</td> <td>\bar{Q}_0 (toggles)</td> </tr> </tbody> </table> <p>Working:</p> <p>The JK flip flop is basically a gated SR flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level “1”. Due to this additional clocked input, a JK flip-flop has four possible input combinations, “logic 1”, “logic 0”, “no change” and “toggle”.</p> <p>Both the S and the R inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs, respectively after its inventor Jack Kilby. Then this equates to: J = S and K = R.</p> <p>The two 2-input AND gates of the gated SR bistable have now been replaced by two 3-input NAND gates with the third input of each gate connected to the outputs at Q and \bar{Q}. This cross coupling of the SR flip-flop allows the previously invalid condition of S = “1” and R = “1” state to be used to produce a “toggle action” as the two inputs are now interlocked.</p> <p>If the circuit is now “SET” the J input is inhibited by the “0” status of Q through the lower NAND gate. If the circuit is “RESET” the K input is inhibited by the “0” status of \bar{Q} through the upper NAND gate. As Q and \bar{Q} are always different we can use them to control the input. When both inputs J and K are equal to logic “1”, the JK flip flop toggles</p>	J	K	CLK	Q	0	0	↑	Q ₀ (no change)	1	0	↑	1	0	1	↑	0	1	1	↑	\bar{Q}_0 (toggles)	<p style="text-align: center;">1M</p> <p style="text-align: center;">2M</p>
J	K	CLK	Q																			
0	0	↑	Q ₀ (no change)																			
1	0	↑	1																			
0	1	↑	0																			
1	1	↑	\bar{Q}_0 (toggles)																			
<p>d)</p>	<p>Describe the working of 4 bit SISO (serial in serial out) shift register with diagram and waveform if input is 01101.</p>	<p style="text-align: center;">4M</p>																				
<p>Ans:</p>	<p>Diagram:(use SR or JK or D type flip flop)</p> <p>Working:</p> <p>The DATA leaves the shift register one bit at a time in a serial pattern, hence the name Serial-in to Serial-Out Shift Register or SISO.</p> <p>The SISO shift register is one of the simplest of the four configurations as it has only three connections, the serial input (SI) which determines what enters the left hand flip-flop, the serial output (SO) which is taken from the output of the right hand flip-flop and the sequencing clock signal (Clk). The logic circuit diagram below shows a generalized serial-in serial-out shift register, Output of FFA is Q₄, FFB Q₃, FFC Q₂ and FFD is Q₁</p>	<p style="text-align: center;">1M</p> <p style="text-align: center;">1½ M</p>																				

Waveform:(Input is 01101)



1½ M

Q.4


Attempt any THREE of the following :

12-Total
Marks

a) Design a full Adder using Truth Table and K-map.

4M

Ans: A full adder is a combinational logic circuit that performs addition between three bits, the two input bits A and B, and carry C from the previous bit.




Truth Table:

Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth
table 1½
M

K-map simplification for carry and sum



Logical diagram:




Fig. 3.17 Implementation of full-adder


1M

1½ M

b) Describe the working of ring counter using D flip flop with diagram and waveforms.


4M

Ans: Diagram:



Waveforms:

Diagram: 1
½ M



Working:

The ring counter is a cascaded connection of flip flops, in which the output of last flip flop is connected to input of first flip flop. In ring counter if the output of any stage is 1, then its remainder is 0. The Ring counters transfers the same output throughout the circuit. That means if the output of the first flip flop is 1, then this is transferred to its next stage i.e. 2nd flip flop. By transferring the output to its next stage, the output of first flip flop becomes 0. And this process continues for all the stages of a ring counter. If we use n flip flops in the ring counter, the '1' is circulated for every n clock cycles.


Waveform
:1½ M

Explainati
on:1 M

c) Draw block diagram of programmable logic Array.

4M

Ans: Diagram:



4M

d) Compare the following:
(i) Volatile with Non Volatile.
(ii) EPROM with EEPROM.

4M

Ans:

(i) Volatile with Non Volatile.

Parameter	Volatile memory	Non-Volatile memory
definition	Memory required electrical power to keep information stored is called volatile memory	Memory that will keep storing its information without the need of electrical power is called nonvolatile memory.
classification	All RAMs	ROMs, EPROM, magnetic memories

2M (Any
two point
1 M each)

Effect of power applications	Stored information is retained only as long as power is on. For temporary storage	No effect of power on stored information For permanent storage of information
------------------------------	--	--

ii) EPROM with EEPROM.

Parameter	EPROM	EEPROM.
Stands for	Erasable Programable Read-Only Memory.	Electrically Erasable Programmable Read-Only Memory.
Basic	Ultraviolet Light is used to erase the content of EPROM.	EEPROM contents are erased using electrical signal.
Appearance	EPROM has a transparent quartz crystal window at the top.	EEPROM are totally encased in an opaque plastic case.
Technology	EPROM is modern version of PROM.	EEPROM is the modern version of EPROM.


1M(Any two point each)

e) Describe the working principal of successive approximation ADC.

4M

Ans: Note: Other relevant diagram and explanation also can be considered.

Diagram:



2M


Working:

The successive approximation A/D converter is as shown in fig. An analog voltage (V_a) is constantly compared with voltage V_i , using a comparator. The output produced by comparator (V_o) is applied to an electronic Programmer. If $V_a = V_i$, then $V_o = 0$ & then no conversion is required. The programmer displays the value of V_i in the form of digital O/P. But if $V_a < V_i$, then the O/P is changed by the programmer. If $V_a > V_i$, then value of V_i is increased by 50% of earlier value. But if $V_a < V_i$, then value of V_i is decreased by 50% of earlier value.

2M

This new value is converted into analog form, by D/A converter so as to compare it with V_a again. This procedure is repeated till we get $V_a = V_i$. As the value of V_i is changed successively, this method is called as successive-approximation A/D converter.

OR



When the starts signal goes low the successive approximation register SAR is cleared and output voltage of DAC will be 0v. When start goes high the conversion starts. After starts, during first clock pulse the control circuit set MSB bit so SAR output will be 1000 0000. This is connected as input to DAC so output of DAC is compared with V_{in} input voltage. If V_{DAC} is more than V_{in} the comparator output $-V_{sat}$, if V_{DAC} is less than V_{in} , the comparator output is $+V_{sat}$. If output of DAC i.e. V_{DAC} is $+V_{sat}$ (i.e. unknown analog input voltage $V_{in} > V_{DAC}$) then MSB bit is kept set, otherwise it is reset. Consider MSB is set so SAR will contain 1000 0000. The next clock pulse will set next bit i.e. D6 bit is kept as it is, but if it $-V_{sat}$ the D6 bit reset. The process of checking and taking decision to keep bit set or to reset is continued upto D0. Then the DAC input will be digital data equal to analog input. When the conversion is finished the control circuits sends out an end of conversion signal and data is locked in buffer register.

Q.5

Attempt any **TWO** of the following :

12- M


(a)

(i) Convert the following binary number $(11001101)_2$ into Gray Code and Excess-3 Code.

2M



	<p>Ans:</p>	<p style="text-align: center;"><u>Binary to Gray Code</u></p> <p style="text-align: center;">$(11001101)_2 = (10101011)_{\text{Gray code}}$</p> <div style="text-align: center;"> $\begin{array}{cccccccc} 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 \end{array}$ </div> <p style="text-align: center;"><u>Binary to Excess-3 Code</u></p> <p>Step 1 : Binary to Decimal</p> <p style="text-align: center;">$(11001101)_2$ to Decimal</p> $(11001101)_2 = 1 \times 2^7 + 1 \times 2^6 + 0 + 0 + 1 \times 2^3 + 1 \times 2^2 + 0 + 1 \times 2^0$ $= 128 + 64 + 8 + 4 + 1$ $= (205)_{10}$ <p>Step 2 : Decimal to BCD</p> <div style="text-align: center;"> $\begin{array}{ccc} 2 & 0 & 5 \\ \downarrow & \downarrow & \downarrow \\ 0010 & 0000 & 0101 \\ + 0011 & 0011 & 0011 \\ \hline 0101 & 0011 & 1000 \end{array}$ </div> <p style="text-align: right;">→ Excess 3 code</p>	<p>1M each conversion</p>
		<p>(ii) Perform the BCD Addition. $(17)_{10} + (57)_{10}$</p>	<p>2M</p>
	<p>Ans:</p>	$\begin{array}{r} (17)_{10} \quad 0001 \quad 0111 \\ (57)_{10} + 0101 \quad 0111 \\ \hline 0110 \quad 1110 \\ \text{Valid} \quad \text{Invalid} \\ \text{BCD} \quad \text{BCD} \end{array}$ <p style="text-align: right;">----- (1/2 M)</p> <p style="text-align: right;">----- (1/2 M)</p> <p>ADD 0110 TO Invalid BCD</p> $\begin{array}{r} 1 \quad 11 \\ 0110 \quad 1110 \\ + 0000 \quad 0110 \\ \hline 01110100 \end{array}$ <p style="text-align: right;">----- (1/2 M)</p> $\begin{array}{r} 7 \quad 4 \\ = (74)_{10} \end{array}$ <p style="text-align: right;">----- (1/2 M)</p>	<p>1/2 Each step</p>
		<p>(iii) Perform the binary addition. $(10110 \bullet 110)_2 + (1001 \bullet 10)_2$</p>	<p>2M</p>
	<p>Ans:</p>	$(10110.110)_2 - (1001.10)_2 = (100000.010)_2$ $\begin{array}{r} 11111 \\ 10110.110 \\ + 1001.10 \\ \hline 100000.010 \end{array}$	<p>2M</p>
	<p>(b)</p>	<p>Design a 4bit ripple counter using JK flip flop, with truth table and waveforms.</p>	<p>6M</p>
	<p>Ans:</p>	<p>Circuit Diagram:</p>	<p>2M</p>




Truth Table:

State	Q_D	Q_C	Q_B	Q_A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
0	0	0	0	0

2M

Timing Diagram / Waveforms:



2M

(c)

Calculate the analog output for 4 bit weighted register type DAC for inputs

(i) 1011

(ii) 1001

Assume (V_{fs}) full scale range of voltage is 5V

6M

Ans:

Given:

$$V_R = V_{fs} = 5V$$

Formula Used:

$$V_o = - V_R (B_1.2^{-1} + B_2.2^{-2} + B_3.2^{-3} + B_4.2^{-4})$$

1. 1011

$$V_o = - V_R (B_1.2^{-1} + B_2.2^{-2} + B_3.2^{-3} + B_4.2^{-4})$$


3M each



		$= -5 (1 \cdot 1/2 + 0 + 1 \cdot 1/2^3 + 1 \cdot 1/2^4)$ $= -5 (1 \cdot 1/2 + 1 \cdot 1/8 + 1 \cdot 1/16)$ $= -5 (0.5 + 0.125 + 0.0625) = 3.4375V$ $V_o = \underline{3.4375 V}$ <p>2. 1001</p> $V_o = -VR (B1.2^{-1} + B2.2^{-2} + B3.2^{-3} + B4.2^{-4})$ $= -10 (1 \cdot 1/2 + 0 + 0 + 1 \cdot 1/2^4)$ $= -10 (1 \cdot 1/2 + 0 + 0 + 1 \cdot 1/16)$ $= -10 (0.5 + 0.0625) = 2.8125V$ $V_o = \underline{2.8125 V}$																													
Q.6		Attempt any <u>TWO</u> of the following:	12-Total Marks																												
	(a)	<p>Compare TTL, CMOS and ECL logic family on the following points.</p> <p>(i) Basic Gates (ii) Propagation delay (iii) Fan out (iv) Power Dissipation (v) Noise immunity (vi) Speed power product</p>	6M																												
	Ans:	<table border="1"> <thead> <tr> <th>Parameter</th> <th>TTL</th> <th>CMOS</th> <th>ECL</th> </tr> </thead> <tbody> <tr> <td>Basic gates</td> <td>NAND</td> <td>NOR/NAND</td> <td>OR/NOR</td> </tr> <tr> <td>Propagation delay</td> <td>10</td> <td>70-105</td> <td>2</td> </tr> <tr> <td>Fan out</td> <td>10</td> <td>50</td> <td>25</td> </tr> <tr> <td>Power Dissipation</td> <td>10mW</td> <td>1.01mW</td> <td>40-55mW</td> </tr> <tr> <td>Noise Immunity</td> <td>0.2V</td> <td>5V</td> <td>0.25V</td> </tr> <tr> <td>Speed Power Product</td> <td>100</td> <td>0.7</td> <td>100</td> </tr> </tbody> </table>	Parameter	TTL	CMOS	ECL	Basic gates	NAND	NOR/NAND	OR/NOR	Propagation delay	10	70-105	2	Fan out	10	50	25	Power Dissipation	10mW	1.01mW	40-55mW	Noise Immunity	0.2V	5V	0.25V	Speed Power Product	100	0.7	100	1M Each parameter
Parameter	TTL	CMOS	ECL																												
Basic gates	NAND	NOR/NAND	OR/NOR																												
Propagation delay	10	70-105	2																												
Fan out	10	50	25																												
Power Dissipation	10mW	1.01mW	40-55mW																												
Noise Immunity	0.2V	5V	0.25V																												
Speed Power Product	100	0.7	100																												
	(b)	Design a BCD adder using IC 7483.	6M																												
	Ans:	<p>(Note: Labeled combinational circuit can be drawn using universal gate also)</p> <p>1) To implement BCD adder we require:</p> <ul style="list-style-type: none"> • 4-bit binary adder for initial addition • Logic circuit to detect sum greater than 9 • One more 4-bit adder to add 0110201102 in the sum if sum is greater than 9 or carry is 1 <p>2) The logic circuit to detect sum greater than 9 can be determined by simplifying the</p>																													

Boolean expression of given truth Table.

Inputs				Output
S ₃	S ₂	S ₁	S ₀	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1




$= S3.S2 + S3.S1$

- 3) Y=1 indicates sum is greater than 9. We can put one more term, C_out in the above expression to check whether carry is one.
- 4) If any one condition is satisfied we add 6(0110) in the sum.
- 5) With this design information we can draw the block diagram of BCD adder, as shown in figure below.

Truth Table: 2M

K-Map: 1M

Circuit Diagram: 3M



(c) Design a 3 bit synchronous counter using JK Flip Flop.

6M


Ans: 1) Step1:
Construct JK state table with corresponding excitation table:

2M

Output State Transitions		Flip-flop inputs			
Present State Q2 Q1 Q0	Next state Q2 Q1 Q0	J2 K2	J1 K1	J0 K0	
0 0 0	0 0 1	0 X	0 X	1 X	
0 0 1	0 1 0	0 X	1 X	X 1	
0 1 0	0 1 1	0 X	X 0	1 X	
0 1 1	1 0 0	1 X	X 1	X 1	
1 0 0	1 0 1	X 0	0 X	1 X	
1 0 1	1 1 0	X 0	1 X	X 1	
1 1 0	1 1 1	X 0	X 0	1 X	
1 1 1	0 0 0	X 1	X 1	X 1	


State Table and Corresponding Excitation Table (d=don't care)

Step 2:
Build Karnaugh Map or Kmap for each JK inputs:



$J_2 = Q_1 \cdot Q_0$ $J_1 = Q_0$ $J_0 = 1$
 $K_2 = Q_1 \cdot Q_0$ $K_1 = Q_0$ $K = 1$

Step3:
Draw the complete design as below:



Note: It can also be designed using any other Flip Flop.

2M

2M